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I. INTRODUCTION

P
OWER management utilizing multiple local on-chip voltage regulators to power-up system sub-blocks individually, as shown in Fig. 1 , is a very promising approach in system-on-a-chip (SoC) development [1] . In addition to the advantage of tailor-making supply voltages for optimizing performance of different circuits separately, power-line cross-talk problem can also be lessened. This approach is especially suitable for portable systems, since lower usage of PCB space and fewer off-chip components are advantageous to production. Of all the types of voltage regulators, low-dropout regulator (LDO) is regarded as a suitable choice for local on-chip voltage regulation in SoC, due to its fast transient response and low-noise advantages. However, an off-chip capacitor at LDO output, generally about 0.47 F to 10 F for a 200-mA LDO, is necessary to provide good dynamic performance and simultaneously ensure the regulator's stability [2] - [6] . On-chip capacitance, for example, the 0.6-nF decoupling capacitance in [6] , consumes huge silicon area and is undoubtedly an obstacle in the SoC development.
Currently, many researchers and companies have been developing LDOs which do not need off-chip load capacitor for stability and performance. Many approaches, such as using nonstandard technology-based approach, (for example, DMOS in [7]), and circuit-level-based pole-splitting approach [8] , have been proposed with good performance. The conceptual figure of a LDO, based on pole-splitting method, is shown in Fig. 2 . The LDO is viewed as a three-stage amplifier compensated by pole-splitting frequency compensation. The power dissipated at the power transistor increase its transconductance . A higher , due to moderate output current, results in higher nondominant complex-pole frequencies. When the nondominant complex poles locate far higher than the unity-gain frequency (UGF) in the open-loop frequency response, the LDO is stable [9] .
However, as illustrated in Fig. 3 , when the output current is low, the nondominant complex poles have a large (or small damping factor) and locate near UGF. A large causes a sharper phase change at the angular corner frequency. The LDO will then be unstable due to the magnitude peaking near UGF [9] . The minimum output current requirement of the pole-splitting-based LDO is in the range of several milli-ampere and should be further reduced for voltage regulation in a wider current range. One method to reduce the minimum output current level is to increase the on-chip compensation capacitance for lowering the UGF, since the UGF is inversely proportional to the compensation capacitance, as shown in Fig. 3 [9] . However, the larger on-chip capacitance consumes more chip area, and therefore, is not a good solution. Further development, focusing on minimizing the output current condition by advanced -reduction methods to control the nondominant complex poles, is one of the design directions of LDOs for SoC applications.
In this paper, a LDO targeted for SoC will be proposed. The key feature is to reduce required on-chip capacitance with the proposed -reduction circuit. Advanced circuit implementation of the -reduction circuit will then be introduced and discussed. Finally, experimental results will be given to verify the theory.
II. PROPOSED LDO STRUCTURE
The schematic of the proposed LDO is shown in Fig. 4 is its gate-drain parasitic capacitance. M01, M03, and M08 form the feed-forward transconductance stage. and are the required on-chip capacitance of the proposed structure. and construct the feedback resistive network. and model the equivalent load resistance and load capacitance at the power line. Fig. 4 shows that the bias current of the current buffer is, in fact, the bias current of the input stage. The high-gain property of the amplifier enforces the bias current of M03 and M04 to be nearly equal. Therefore, the proposed circuit implementation is simpler and consumes less power. Moreover, the small-signal current signals from input stage and from can be summed together to generate .
A smaller , which is the transconductance of M03, is needed to reduce . This is achieved by a small aspect size ratio of M03 and M04. This design requirement helps to reduce the random offset voltage of the input stage due to the mismatch of the threshold voltage of pMOS so that the LDO output voltage has less error due to process variations in mass production [10] . The feed-forward transconductance stage is formed by M01, M03 and M08. Both M06 and M08 form a push-pull stage such that the gate capacitance of the power pMOSFET can be charged and discharged more effectively for fast load transient responses.
The proposed LDO in Fig. 4 can be modeled by Fig. 5 in open-loop domain. The structure is basically composed of three gain stages (not including the -reduction circuit), where the third stage is the power pMOSFET in common-source configuration. Since the transistor size of the power pMOSFET is large, its gate-drain capacitance is also large and should be included for detailed analysis. The corresponding transconductance, output resistance and lumped output parasitic capacitance of each stage are denoted by , and (for , 2, and 3), respectively. A compensation capacitor enables pole-splitting effect [9] . The proposed -reduction circuit is formed by and a current buffer (where the transconductance, input resistance, and input capacitance are , , and , respectively). In this analysis, the current buffer is assumed to have ideal frequency response, which is valid in LDO design since the parasitic capacitances due to the current buffer are much smaller than those from the power transistor. As will be discussed, a feed-forward transconductance stage is used to generate a left-half-plane (LHP) zero to improve both LDO stability and slewing at the gate of the power pMOSFET. Moreover, is the parasitic capacitance due to the power line in SoC and is generally larger than the internal nodal capacitances , , and . The signal transfer function of the proposed LDO structure, regarded as loop-gain frequency response of a feedback circuit , is given by (1), shown at the bottom of the page. Since the output current of a LDO will change (so as will change), the stability of the proposed LDO should be considered at different load conditions. In this analysis, the stability of LDO is considered when the feedback factor defined by the feedback resistors is 1 (i.e.,
). This guarantees that the proposed LDO is stable when in
(1) general operations. There are three cases to consider when is due to the parasitic capacitance of the power line and is not large. (2), shown at the bottom of the page. The second-order function at the denominator of (2) gives two separate poles when the condition holds. That condition happens when the output current is high so that is very large. At this condition, there are three poles and one zero, given by , , and , respectively. With a large , locates at a high frequency and has no effect on LDO stability. When is used to cancel , there is effectively one pole and the proposed LDO is stable for any resistive feedback factor with a theoretical phase margin of 90 .
Case 2: Low to Moderate Load Current (i.e., is Larger Than and ):
The transfer function is the same as (1).
There is a pair of complex poles since the coefficients of (1) have the following relationship when is not much larger than and :
By solving (1), there are one pole , one pair of complex poles, and one zero . The pole frequency of the complex poles is given by (4) and its is given by (5), shown at the bottom of the page, where , , , and are constants dependent on load-current level. From (4), a higher output current, hence a larger , results in a higher and the stability of the proposed LDO will be improved. More importantly, from (5), the proposed -reduction circuit decreases linearly by a larger and a smaller of the current buffer. Therefore, the minimum output current of the proposed LDO can be reduced effectively by controlling and separately. As a reference, for the same circuit structure and transistor parameters ( A/V, A/V, mA/V, pF, pF), the factors with -reduction technique ( pF and pF) and without ( pF and , note that in this case, a larger is needed for stable loop gain) is 2.2 and 7.4, respectively. There is about 3.4 times reduction on the factor and hence a smaller can be used when the proposed -reduction technique is employed. The phase margin (PM) of the LDO in this case can be evaluated by [11] , [12] ( 6) where . From (6), there are a few important implications for design.
1) The critical phase reduction is due to . Therefore, a lower UGF by a larger can help to increase the phase margin. 2) A smaller and a larger help to reduce Q, as shown in (5) . This can help to reduce the negative phase shift for more phase margin.
3) The parameter is very useful to control the position of for positive phase shift. Since, according to (4) , is low when is low (or light load). The position of , in terms of , should be designed in light-load condition. Case 3: Very Light Output Current: When the load current is very small, the small will result in an unstable LDO. The boundary between stable and unstable regions of the proposed LDO is addressed here. It is well-known that right-half-plane (RHP) pole causes unstable negative feedback system [10] . From the denominator of (1), RHP poles can be avoided when the term in the second-order function is positive. Therefore, the necessary condition is given by (7) By rearranging the term, the minimum is (8) Therefore, the minimum load current that the LDO is stable can be found indirectly from . In general, it requires a current higher than the bias current of the resistive feedback network that passing through the power pMOSFET.
A loop-gain simulation of the proposed LDO in Fig. 6 has been performed to study the stability. The simulation is with a BSIM3v3 0.35-m CMOS model from Austria Mikro System Group, Austria (AMS). The capacitance at power line is assumed to be 100 pF in the simulation. From the simulation results in Fig. 6 , the stability of the proposed LDO is better when the output current is higher, as expected according to the stated theory. The nondominant poles locate separately in frequency domains at higher output current, while a pair of complex poles with a higher is generated at lower output current. Based on the proposed structure and implementation, the minimum output current is about 100 A when an on-chip of only 1 pF is used. Moreover, the effect due to process and temperature variations is also studied by simulations. The proposed LDO is loaded with a current of 100 A. Corner transistor models provided by the foundry are used to investigate the impact to sta-(5) bility. From the simulated results in Table I , the proposed LDO retains stable at different corners.
III. EXPERIMENTAL RESULTS
The proposed LDO has been implemented in AMS doublepoly triple-metal 0.35-m CMOS technology. The threshold voltages of nMOSFET and pMOSFET are 0.55 V and 0.75 V, respectively. The chip micrograph is shown in Fig. 7 , and the active silicon area is 236 m 529 m, excluding the testing pads. The LDO can operate down to 1.2 V with a preset output voltage of 1 V. The dropout voltage at output current of 100 mA is 200 mV. The maximum ground current is about 100 A at . The measured results are in Table II . Load transient response with no off-chip capacitor (the estimated parasitic capacitance pF) at and has been tested to verify the stability of the proposed LDO. As shown in Fig. 8 , the LDO output voltage has no oscillation when the load current changes from 100 A to 100 mA in 1 s, or vice versa. It is proven that the minimum output-current requirement for pole-splitting type LDO is reduced by the proposed -reduction circuit. Moreover, the proposed LDO is also stable when an off-chip capacitor is used. The equivalent series resistance of the off-chip capacitor creates a LHP zero for pole-zero cancellation to achieve LDO stability. Fig. 9 shows the load transient responses when a 10-F off-chip capacitor is used.
IV. CONCLUSION
A LDO for SoC has been introduced, supported by circuitmodeling analysis and experimental results. The proposed LDO structure and the proposed -reduction circuit, as well as its circuit implementation enable a smaller chip area and lower minimum output current requirement, which are very important for future SoC on chip, local voltage regulations. 
